Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How can I determine the settling period of an Opamp/OTA?
How is it dependent on the 2nd dominant pole of the amp?
I have read the paper by C.T. Chuang "Analysis of the Settling Behavior of an Operational Amplifier," JSSC, Feb 1982, the analysis given in this paper is fairly complex to work on...
Can anybody help me with the problem of modeling delay across a Nand or Nor latch using logical effort or any other methodology?
The normal straight forward approach does not give correct result.
A paper or book discussing the problem will be appreciated.
Thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
