Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by twiieeet

  1. T

    Problem with Cadence Optimizer as it hangs

    optimizer the problems seem to be caused by a lock file (*.cdslck) in my homedir
  2. T

    Problem with Cadence Optimizer as it hangs

    Hello, Today, for the first time, I tried to use the Optimizer in Cadences Analog Environment. I chose a variable to optimize (the Calculator can plot this variable, so I think I did this very wel), then I defined my goal and told the Optimizer which variables may be varied within what range...
  3. T

    question about paper on cmos current references

    good idea :-)
  4. T

    question about paper on cmos current references

    cmos current reference Hello, I am trying to design a CMOS current reference. I found the following paper: All CMOS Temperature, Supply Voltage and Process Independent Current Reference WANG Yi*ˈ He Lenainˈ Yan Xiaolang On the first page, right column, the writer explains M10-M12 forms a...
  5. T

    About Current Reference

    You should be careful when using haft_ref.pdf as it contains errors the references of that document are interesting
See more

Part and Inventory Search

Back
Top