Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
asic verification concepts
Writing Testbenches: Functional Verification of HDL Models
Writing Testbenches using SystemVerilog
concepts and methodology of ASIC verification are provided in them, enjoy it.
the signal in analog continous domain is x = sin(2*pi*50*t)+sin(2*pi*120*t); the frequency of sin(2*pi*50*t) is 50Hz, while sin(2*pi*120*t) is 120Hz. so the highest frequency harmonic of x is 120Hz.
as the sampling theory: Fs > 2fmax, the digital sampling rate is at least Fs =240Hz, so 256...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
