Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tsanlee

  1. T

    how to convert 5v input to 12v output ?!

    5v input, to 12v output converter You can use some boost ic (or charge pump). it can convert voltage from low voltage input to high voltage .
  2. T

    for help: about BiCMOS analog integrated circuit design

    It is a nice books for bicmos design. I find some bicmos book.it only discuss cmos "or" bipolar. But in bicmos process,we need the cmos and bipolar device in one circuit (OPA.Comparator...)
  3. T

    How to design pwm switch-capacitor dc-dc convertor ?

    You can make a 1.5x or 2x Charge pump converter. it can improve effieciency of this converter.
  4. T

    Need a power-on-reset solution

    You can use VTH of PMOS(09.V) and NMOS(0.6V). ,And tune its w/l.
  5. T

    [req]the ic has some question when power on?

    You check these item. 1.The start up circuit in Internal voltage or current reference circuit 2.Current limit error. whe when power on suddenly , the inrush current (VIN) is so large (The current come from load(you sink 150~200mA) and Charge Co current. You can check this item by rdeduce Co...
  6. T

    Some quesntion about POR (POWER ON RESET)

    In POR1 ,When the AVDD with fast rising time,the POR wavrform maybe failure ( POR 2 Times) The Cap in POR1 is 70fF,The MOS leakage will make POR1 failure in high temp. POR2 is robust design. In POR circuit design, You must check any VDD waveform in all application .
  7. T

    bulk driven transistor

    I have even study some book ,about ESD protection. This ideal can let ESD MOS with good uniform turn on performance. You can search some papers in JSSC.
  8. T

    how to analyse this circuit

    This is a two stage amplifier. the C1 and c2 are compensation cap. the Compensation Pole in C2 is small than it in C1 ,because the impedance of C2 is more than it in C1. Note:please take care the DC bias of M23 M18
  9. T

    How to test a bandgap circuit?

    You can test dc spec. in (chamber )oven. You can change temperature setting ,and measuren it. You can decide the temp range by application environment.(-40~80 or 0~80 or -40~150..)
  10. T

    soft-start in SC charge pump regulator

    1. I think that we do not need soft start circuit in charge pump circuit. beacuse the flying cap is so small, in charge phase the inrush is so samll. Note:Charge phase :the VIn charge flying cap. Discharge Phase :Flying Cap discharge to Vo. 2. The Soft Start purpose. 1.reduce...
  11. T

    How to design the w/l of this MOS transistor

    You must have a stable current source . Where is the M8 in your circuit? You cane study some textbook for 2 stage opa design.
  12. T

    What to consider when selecting a buffer?

    about buffer Input and output impedance. B.W. Quiescent (bias) current
  13. T

    bais circuit oscillation

    1.The bulk of NMOS in P-sub N-Well Process ,it can link to vss(not source ) 2.The gate of M17 link to BIASN the V(CASN) maybe come form strat up circuit,not bias circuit. 3.Can you caeck the gate of M15 M16 in these condition. I guess taht the start up circuit failure. 4.The satbility...
  14. T

    How to read such file in Hspice?

    Re: read file~ hspice You can use " .inc file_name " The fisrt word of spice netlist can not be number . The forst word "v " is for voltage source. You have wrong format of "PWL " You can check your netlist with spice user's guide.
  15. T

    Problem with ripple of the LDO output

    Re: a problem of LDO

Part and Inventory Search

Back
Top