Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, Everyone. I have a complete design in Cadence Virtuoso, and I want to import a layout file of Cadence SOC Encounter to Cadence Virtuoso. Can I combine Cadence Encounter Layout and Cadence Virtuoso Layout together?
I have a VCVS instance in my schematic design. I can't find VCVS in layout after generate from schematic because there is no VCVS PDK in Layout. How can solve this problem? Thanks. Attached is VCVS symbol in schematic.
Hi, Everyone. Attached is my Calibre LVS report. There is no error shown in my LVS report, but some warnings show up in LVS extraction report. Could these warnings affect the final results? Thanks!
Hi，
I got this error in my LVS report. My layout and my schematic both connect good, however the report shows missing connection in my Source Netlist. I wondering where is the Source Netlist from? How to solve this problem?
Thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
