Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Friends
Now I had capacity potential problem when I using the high-voltage input
I means what's different with the potenial and nonpotenial.about the ESR or purse ? so anybody could solve this issue
My input power is 36~72V(DC) and work at IF.
Thanks a lot
8)
Thanks all
But there had some key word made me confusing "back topo" or "front topo". I could understand what's real means. so anybody could explain more detail about it.
BR
Toomy
Dear All
Now I must design the new power device for SDH and this element is need
to define a follow condition to imprement so I think its had somebody could help me to do it(schemtic or new idea is fine)
1.Input voltage:36~72V;regular voltage is 48V
2.Output voltage:5V; regular rate is 2%...
How to learning the RFIC
Dear all
I am a new guy to studying the RF circuit design. especially in the Handset circuit so somebody could give me some info about this topic or
how could we enter the RF design guide(reference book)
Thanks all
BR
Tommy 8O
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.