Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Sine Wave generation
you can use direct digital synthesis technology to generate sine wave(digital
form) in fpga. if you need analog format sine wave, you can convert digital format
into analog wave by a DAC.
best regards
even if you don't use pll on chip,
but clock jitter is still present, because chip's VCC are varying when
a chip is runing. this lead jitter on clock signal. meanwhile
clock input may has some jitter for nonideal clock source.
best regards
positive edge signal
following code can detect a posedge :
wire signal_in;
wire edge_detected;
reg signal_d;
always @(posedge clk or negedge rst_n)
begin
if (~rst_n)
signal_d <= #1 1'b0;
else
signal_d <= #1 signal_in;
end
assign edge_detected =...
Re: Who knows ? What is "metastability occurring"
The reason is that register is constructed by two ring cascaded inverter,
these circuit has three state, 0, 1, and meta state. meta state is
a voltage between 1 level and 1 level, this level can propagate to the next stage.
best regards
signal port sram : has one address port;
two port sram: has two address ports;
multi port sram: has multiple address ports;
the ports mean how many path there are to access a ram array;
best regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
