Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tipra

  1. tipra

    Verilog code to transfer content of one memory to another of different sizes in one clock cycle.

    How do I achieve the given condition, provided 'mem' needs to be inferred as a memory block and not just a array of registers
  2. tipra

    Verilog code to transfer content of one memory to another of different sizes in one clock cycle.

    I want to transfer the contents of memory 'buff' to memory 'mem'. Memory 'buff' is of size 9 X 1 byte. Memory 'mem' is of size 255 X 27 bytes. I want to transfer the contents such that the content of addresses 0,3,6 of 'buff' to go in 1st, 4th ,7th, ...,25th byte from MSB of 'mem'. Content...
  3. tipra

    [SOLVED] I need to write a verilog code to generate a signal which goes high for one clock pulse after every tenth clock pulse

    I need to write verilog code wherein I need a signal which goes high for one clock pulse after every tenth clock pulse. I tried something this way, module top #( WIDTH=8 ) ( input clk, output reg...

Part and Inventory Search

Back
Top