Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i want tsmc.35um standcell gds and pad gds .After APR(siliconensemble) i want to merge the phantom gds with standcell view and pad view in icfb environment. But I only have the front-end library .And have no gds ,So can someone help me mail me a copy ? Thanks ahead.
I want to do lvs on a whole chip.And find the cdl of sram can not be imported.
The error information is :
*/WARNING : UNDEFINE PIN :Q IN MODULE :RA1SD
IGNORED WHEN THE EXPLICIT FLOATING PORT FUNCTION IS ON
*/WARNING : UNDEFINE PIN :Q IN MODULE :RA1SD...
another question
how to determine the power-ring and guard-ring width in the chip ? I have heard there is a formula , does someone know how to calculate ?
i want to study in low-power field, and may concern about the gated-clk design, low-power clock network and voltage scaling,does someone knows the trend in low-power design technics ?Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
