Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I do want to detect no-net signals - specifically, tracks and vias which are no-net (no-net pads are something that occasionally happens and not a problem for me). However, I want to do that as part of the Design Rule Check (DRC) and not by manually running queries. I think the basic idea of a...
Yes, I have actually just built a query that catches the no-net copper, similar to what I figured above. however, I want now to apply it as a rule, and I don't know how to do that. which type of rule to create? it's obviously not a clearance rule, not a component placement rule, and so on. I...
I can actually do OK with manually searching for them and removing them - I use "find similar objects" with relevant properties (no-net, track type, etc). however, I was looking for a rule to identify them so the DRC covers such errors.
Hi,
I have a rather complex board that went through lots of modifications by more than one person. as a result, it has a few "left-over" tracks and vias that are not connected to anything, and therefore have the net set to "No-Net". I want a rule that detects those. Is there a built-in one? if...
Thanks Mattylad, I actually linked to this Altium document (in its PDF version) in my original post so I am aware of this option. my problem with it is that I want to use standard packages. it sounds wrong to have a QFN-20 footrprint modified just for this part to have, say, three "pin 7"s and...
thanks for the replies. Indeed, if Altium had pin mapping that supports one schematic pins to multiple footprint pads, this would have been the perfect solution to this problem. However, I didn't find a way to do that (anyone knows differently?). The pin mapping feature I'm aware of in Altium is...
no one, then...?
maybe my post was too long. I'll summarize:
what's a good way to build a part with more than one package, where each package has multiple pads for some pins (but not the same qty in each package)? my post above details some options, with drawbacks for each one. I have yet to...
Hi,
I want to create a part in Altium that has multiple, standard packages (QFN-20 and 16-pin WCSP). Some high-current schematic pins have more than one physical pad connected to them. Moreover, it's different for the two packages - the 20 pin package has more "repetitions" of the high-current...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
