Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tinker_tim

  1. T

    Error in ModelSim when I use schematic

    modelsim error library xilinxcorelib not found The errors are because Modelsim cannot find the simulation libraries in the Xilinx tools directory. As it is asking about Verilog libraries (_ver) you need to look in the xilinx \ verilog directory and see if the libraris are there. Xilinx do...
  2. T

    9.1i (XILINX) - problem with the area on FPGA

    Re: area on FPGA Its common for synthesis tools to optimize and share resources across entities or modules. There are usually options to enable resource-sharing, as well as flattening -hierarchy, etc. If you disable these features, then you will be able to get your 4000 slices, though you...
  3. T

    PC based Logic analyzer

    logic analyzer diy Hi there, I've used a number of high-end Logic Analysers (LAs) over the last 20 years. Mainly Hewlett Packard ones, as I worked at their Labs in Bristol UK. I bought a Logicport a couple of years ago for home/car project design/debug. Having checked out the specs on other...

Part and Inventory Search

Back
Top