Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I just had the same problem. But i solved it in another way. I set the Space Name in QRC->Extraction from Schematic Names to Layout Names. Then it works.
- - - Updated - - -
I tried your solution method. It doesn't work in my case. Don't know why. I appended the VSS in lay_cap_ground, saved it...
I haven't seen any on-chip bias tee that can be up to 40 GHz. You can take a look at: Micro-Bias-Tees Using Micromachined Flip-Chip Inductors
and
Miniature Bias-Tee Networks Integrated in Micro-coaxial Lines
These two papers
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
