Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am designing a PA.
I have two modules- Input and Output.
Input module is perfectly working with bypass capacitors and all stability networks. But in Output module, without bypass capacitors on drain bias, results are perfect. But, as I am putting bypass capacitor, after 2-3 iterations...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
