Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear All
I am FPGA (VHDL) designer but for a specific project I need to compare my results with AT and TI controller.
Kindly provide me
Memory and I/O read/write (8/16 and 32 bit) data access latency for OMAP (4 or 5) and Atmel UC3 Micro-controllers.
I am not familiar with OMAP and Atemel tool...
Hi
I am writing a memory controller that supports dynamic memory access patterns.
I need some applications that supports non-linear data structures.
or
Can you refer some applications that support tree based data structure having dense dataset (not binary tree).
thanks
sorry rca
may be I did not able to explain well
I am looking for a simulation tool used for manycore architecture i.e. multisim,tasksim
**broken link removed**
Hi
I am looking for multi core simulation tools
Kindly share your experience about Architectural simulation tools for Many/Multi processor systems
regards,
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
