Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To. dcreddy1980
Thank you for the advice.
However, could you tell me in detail about formal verification.
I am not familiar with that kind of verification.
Hi,
I am trying the following two ways to generate the bit file for FPGA implementation.
(1) Synthesis with Synplify Premier
Implement Design and Generate Programming File with ISE
(2) Synthesis with ISE
Implement Design and Generate Programming File with ISE
When I implement as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
