Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am a new in verilog coading
I have Program for 16 qam I Phase Modulator in verilog Laguage But i am not able to understand the logic
Please help some one
module modulatoriphase (productiphase,doaddition,rst,MI,ack,clk);
output reg [11 :0]productiphase;
output reg doaddition...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
