Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
post layout extraction
Hi All,
Does anyone know whether smartspice/hspice can take in SPF format when running simulation? I am currently using StarRCX extraction tool to generate the SPF format.
BSIM Model
If I am using BSIM model for simulation. Do I need to key parameter like AD, AS, PD and PS. Does BSIM model account for these parameters in the simulation?
IC fab technology
450 mm mean the dimension of the wafer size. Currently, there are 300mm wafer size, 8 inch (200 mm Wafer size), 6 inch. The bigger the wafer, the more chip you can manufacture.
SMARTSPICE Help
Any Smartspice users out there who know how to continue the simulation from the point after you have stop simulation rather than starting the simulation all over again.
The following are some of the reasons that I can think of:
1) It is cheaper then Bipolar process
2) Better integration
3) The world top foundry are in CMOS process. Huge capacity to drive cost down.
4) Smaller in size.
Yeah 0.18um is the channel length of the transistor. Process technology node also specified length instead of width. Althought you may draw 0.18um, u may not get effective 0.18um because when creating the source and drain of the transistor during diffusion, there may be a lateral diffusion...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
