Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My customer design is something like below. Toplevel PAD is also driven by core logic and memory output. The memory output seems to be driven by the PAD1 due to the fact that its connected to PAD1 port by tranif0 (en1 is always on for this case). Does tranif0 overpower even 'output' signals of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
