Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
S.A. Haadi20,
The mismatch of first order currents are from p-ch and n-ch mismatches as stated above. Also due to replica circuit bias point and output branch bias point of your circuit being different there will be mismatch due to Vds modulation effect. Suggested paper above uses active...
PWM has constant switching loss (constant switching frequency with modulated On time or pulse width) and when output power diminishes switching loss makes efficiency lower.
Pulse skipping architectures are more efficient at light loads since pulses are skipped and associated switching power is...
how to simulate inl of dac
Thanks. I am mainly interested deterministic INL DNL. At this point I am not interested random variations. First I want to get deterministic part but because of serial input and long settling times I wonder how people can handle efficiently INL DNL simulations for PWM...
simulate pwm signal
Hi All,
What is the best methodology of simulating INL and DNL of PWM one bit DAC (or any PDM one bit DAC like Delta Sigma).
I use HSPICE but considering settling time and number of codes to be simulated one by one (setting PWM frequencies one by one) manually would be...
CT SD ADC
I am not an expert on this but answer to your question is: Oversampling converters samples the input signal many times so oversampling and averaging results high resolution at the end. CT SD are used in RF frequencies and oversampling clock needs to be too high in order to oversample...
Unity gain buffer
CherryQ today I left a comment about this buffer at the original post. It is class AB but input/output common mode range is Vt+Vds away from rails.
This is a class AB buffer. Its input/output CMR is limited by
Vdd-(Vdsat of PW3 + Vt of NW1).
GND +(Vt of NW0 +Vds of NW5)
Also PW3 and NW5 need to be biased such that their currents are equal.
As long as Input CMR range is not violated circuit works class AB.
ade7754
Hello,
As far as hardware is concerned every energy meter IC manufacturer has a reference design and application notes detailing issues and solutions. ADI, TI etc. all have quite a bit app notes those are quite informative. Searching on internet as energy meter will bring you many...
S.A. Wael_Wael,
If your fin 10MHz and fs=50MHz just FFT about a couple of hundred MHZ. The location that you are interested is very lower end of your plot.
Re: 1 bit DAC topology
@jiesteve
thanks for the answer. Theoretically yes it is a comparator with high gain but practically it does not work because slew rate limitation, rise fall time mismatch, propagation delay etc. There are practical circuits those provide very high linearity and...
Hello all,
What is the 1-Bit DAC topology for PWM or sigma delta DAC. Any practical input and suggestions about accuracy (linearity, SNR etc) will be appreciated.
Vdd=0 to 3.0V, DAC out range 0 to 2.5V (output is unipolar not differential).
Simply an inverter or a starved (current sources at...
Main use model difference is continuous time versus sampled time operation. OTA type comparator is continuous time and its output a continuous time analog signal whereas a latched comparator is sampled time and only provides info about its input level at the latched instant. If an ADC or logic...
pulse density modulation dac
Jezakullah Hayran br. ElBadry
I was thinking one bit DAC as charge pump like the one in PLL (two current sources sourcing or sinking current with the control of input). Although an inverter will also do the job but matching p and n currents would be issue.
Helped...
pulse density modulation
Hi All,
is PDM DAC good for DC applications? What are the drawbacks? Tones really makes it unusable even high order modulation is employed? How about latency? How is the latency in sigma delta DACs? Is the latency in usec or msec range?
Is PDM DAC good for motor...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
