Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
comparator
the offset is important at the beginning of the comparison period. Due to the structure of a latched compartor (positive FeedBack), a small difference in its input should give an almost rail-to-rail output.
the offset is important at the beginning of the comparison period. Due to the structure of a latched compartor (positive FeedBack), a small difference in its input should give an almost rail-to-rail output.
It is normal that the gate of MOS has current because of the leakage current from gate to substrate for low-k .
Added after 6 minutes:
It is the challenge for the 90nm age.
I think you can decrease the timestep of simulation,and initial condition is added to the crytal oscillator 'ic=xmA' If you want speed up the simulation.
when do an open-loop simulation, oscillator model should be included, ? If only use the inverter without oscillator model, we can get the gain of the inverter not open-loop gain. ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
