Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How can I simulate the jitter at the output of an CMOS delay chain due to thermal noise (assume that I have the level 3 spice model of the transistors)?
Any clues?
spartan III
Spartan III is the low price version of virtex II but it is geared to a different market.
Virtex II is geared to high-end applications that need embeded microprocessor and high speed communication. Spartan II is targeted to cost-sensitive applications that don't need...
who ever did pwm chip with fpga
Hi cyteng,
I agree that both way will produce a pulse width modulation but the first choice is, as far as I know, the one that is mostly used.
junchaoguo51888,
go to xilinx web site and search for PWM. They published a paper some time ago (you can get the vhdl...
Vera and systemverilog
Besides, SystemVerilog is supposed to be very similar to Verilog with a bunck of new statements added for verification.
But I heard that some companies don't want it to be adopted as a standard because Synopsys didn't donate the whole language. It seems it kept part of...
Vera and systemverilog
Hi DeepIC,
I think it is still worthy learning Vera (or specman) because these two
languages are widely used in the industry.
Even assuming that SystemVerilog is accepted by the industry as a "de fato" standard for verification, Vera and specman (because of legacy...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
