Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tachyons

  1. T

    How skew and latency numbers are set for CTS stage?

    Re: Queries in CTS stage Hi Pavan, Thanks for the reply. How is skew numbers and insertion delay numbers arrived in the constraint development stage which comes as an input the back end implementation for building CTS? On what factors it depends? Does it depend on clock freq? design? If so...
  2. T

    Optimization techniques

    Hi All, 1) What are the different techniques used by optimization tool to fix setup/hold violations ? 2) Does this applicable to all preCTS/postCTS/postRoute optimizations ? If not, how do the optimization techniques differ in each stage? Regards Tachyons
  3. T

    How skew and latency numbers are set for CTS stage?

    Hi All, 1) What is the pre requisites to start CTS stage ? How do you generate the cts tech file? 2) On what basis skew and latency numbers are set for building a CTS? how are they calculated and given as a spec to the CTS tool ? 3) What are the different metrics you look at to qualify the...
  4. T

    max tran rule criteria

    Hi All, On what basis max tran rule is defined? Is it same for all the nets? How is it different and why ? Should we fix all tran violations in the design? Regards Tachyons
  5. T

    optimization in preCTS stage

    Hi All, What violations will be fixed in preCTS IPO ? do you fix all the tran/cap violations? Regards Tachyons
  6. T

    Static IR drop analysis

    Hi All, What are the inputs for Static IR Drop Analysis? how do you qualify the results? Explain in detail how do you solve the hot spots reported in IR drop stage? Regards Tachyons
  7. T

    metrics qualifying placement

    1) What are the pre requisites to start placement stage? What are the different techniques to relieve conjestion ? what metrics you look at to qualify placement before proceeding to next stage? 2) How are clock gaters and spare cells handled in placement stage?
  8. T

    Care abouts in FloorPlan

    Hi All, Can Anybody Explain in detail all the care abouts in FloorPlan stage?
  9. T

    qualifying inputs for PD

    Hi All, How do you qualify all the inputs given to you before starting the PD? especially how do you qualify netlist and timing constraints before starting PnR ? Regards Tachyons

Part and Inventory Search

Back
Top