Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for your input!
I will look into Vivaldi HLS, Cuda and OpenCL.
As an alternative to learning Verilog, approximately how much do you estimate contracting a pro to develop it would run me?
Hi hardware people,
I'm new to FPGA's and I want to implement a maximum flow solver on a FPGA which is faster than the equivalent written in C. How do I go about starting this project?
The C source can be found here: https://riot.ieor.berkeley.edu/Applications/Pseudoflow/maxflow.html
Thanks...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
