Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello. I'm doing layout in Cadence Virtuoso and there's an error in ERC.
When designing and layout the cascode amplifier using the tsmc 65nm process,
there is an error "Floating psub is not allowed" in the stack nmos.
How can I get remove this error?
(I used nmos_rf.)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
