Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by SyedSJ

  1. S

    any body who teach fpga in karachi pls contect ....

    Was dr... I have over one year experience of working in verilog and FPGA Kits (Both Quartus and ISE) and have done several projects including one major project of designing OFDM PHY... I can teach you through the initial stage of entering into the design work. I also have extensive computer...
  2. S

    1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL ...

    Re: 1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL Thank u all for such vibrant support ...
  3. S

    1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL ...

    Re: 1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL ok Thanks ... im installing it now to see ur work ...
  4. S

    1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL ...

    Re: 1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL Thanks for ur reply But .exe is not opening .... THE APPLICATION FAILED TO INITIALIZE PROPERLY is the message ... Can u help me in that ?
  5. S

    1.5/3/6 MHz Clocks from 50 Mhz On-board Clock using PLL ...

    Hello friends In my project 'FPGA Implementation of OFDM PHY - 802.11a Complaint', I hav to support 3 mandatory data rates of 6/12/24 Mbps. The Frequency on which the PHY-MAC interfacing module (PLCP) is running is computed to be 1.5/3/6 MHz for 6/12/24 Mbps respectively. The rest of my...
  6. S

    Floating Point Representation in Hardware

    Thank u all for the support ... uploading a presentation that descibes that in detail ...
  7. S

    Quartus II Support for Modelsim 5.7g ?

    vlog-1902 Hello all ... I am using Altera's FFT V 7.2 (FFT Megacore Function) in my project 'PHY Layer Designing of 802.11a Transmitter'. While trying to simulte the FFT Core in modelsim 5.7g (Through TCL Script) using the same approach as mentioned in the guide of 'FFT MegaCore', the...
  8. S

    Floating Point Representation in Hardware

    Thanks for the prompt response ... I will look into both of these possiblities ... but why we cannot represent floating point values by Double Precision Floating Point Representation (64_Bit), Single Precision Floating Point Representation (32_Bit) or Half Precision Floating Point...
  9. S

    Floating Point Representation in Hardware

    Hello all ... Im working on the project 'FPGA Designing of 802.11a Transmitter' for the past 4 months as my first HDL Project n im having a difficulty in deciding the format suitable for representing the floating point values of I n Q in the mapper module. The mapper maps the bits as per the...
  10. S

    Problem in FPGA Designing of 802.11a Transmitter

    Hello all ... Im working on the specified project for the past 4 months as my first HDL Project n im having a difficulty in deciding the format suitable for representing the floating point values of I n Q in the mapper module. The mapper maps the bits as per the constellation table n the...
  11. S

    help needed in readmemb(....) verilog system task ......

    readmem verilog Hi thank for ur reply but my question is WHERE IS THAT "code.vec" file defined ? im using modelsim 5.7 for almost 2 days and hav used ISE simulator for almost a week and couldnt find the solution where the INPUT FILE is kept and compiled ? I hope u understand my question Thanks
  12. S

    help needed in readmemb(....) verilog system task ......

    readmemb hi all im using the ISE simulator for modelling of the modules involved in my project and i want the data to be read/write from/on the files ... my question is : in the format of the readmemb("file_name",memory name,..) where is that file_name located ... will that be on the desktop...
  13. S

    [SOLVED] digital communication

    digital communication john r. barry rapidshare hav u found the book ? if no then im me and i'll upload that book for u ...
  14. S

    Any book helpful in designing h/w of Wi-Fi OFDM PHY layer

    hello friends .. im in initial stage of desiging h/w of 802.11a complaint PHY layer .. and need some reference book dedicated toward hardware designing of OFDM PHY .. or any paper / document would equally be useful .. waiting for a reply .. Regards Syed Shaheer Javaid ..
  15. S

    Any one in PHY implementation of 802.11a

    Hello all .. Im designing hardware of PHY layer of Wi-Fi (transmitter part only) and after going through the standard and related hardware I still hav some queries un-answered . My first problem deals with the input and output ports of the PHY layer i.e. if i want to represent my whole...

Part and Inventory Search

Back
Top