Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello guys ,
got a small problem..
I am using ghdl for coding in vhdl..
But while running it gives an error which says :
./file_io1:error: bound check failure at test2.vhd:53
./file_io1:error: simulation failed
ghdl: compilation error
Can you help me out on this ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
