Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can someone help me understanding the effect of mismatch in the offset voltage of sense amplifier and how it behaves by playing with sizes of the transistors?
Also how to reduce the offset by reducing mismatch in the circuit?
i have to make a line grating and circular grating in matlab...i am new in this field...and basically i have to study moire effect using this gratings..
so please give me idea how should i go through and also the code and concept behind the grating in matlab...
please reply as soon as possible...
i am making a elevator controller ,
i have to scan continuously the the request form each floor and store thwm into a queue,..
so how would i do it in VHDL...
can someone explain how does the deep submicron technology reduces the substrate noise coupling?? and also explain how the noise which is coupled to the substrate...?
what is the advantages and disadvantage of current mode amplifires over voltage mode???
and i have read somewhere that current mode amplifiers are independent of gain bandwidth product, so it is used for wide band application...
can some explain me why it is so???please respond ASAP and thanx in...
hello...i am working on SPADs...i am not getting exat idea about the various concentration used in the device to reduce the dark current and after pulsing probability...also i have to get uniform electric field using the guard ring technique....please suggst me how to solve my problem??
thank u gold smith for ur reply....
i saw that the biasing(feed through biasing) of class AB amplifier(CMOS voltage follower) is simpler than CMOS common source amplifier but why it is complex to bias the common source amplifier..?
how to calculate drain capacitance of a single minimum size MOS via simulation in cadence...
i should get capacitance less than .8fF...
what capacitances shoud i consider in that?/
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.