Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
During SRAM read & write time the location bit come by following ,
0001 0002 0003 0004 0005 0006
0007 0008 0009 000a 000b 000c
000d 000e 000f 0000 0001 0002
0003 0004 0005 0006 0007 0008
the above sequence were run in plx mode.
i have checked in all data & address line write signal read...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
