Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am also new to verilog
but what is conflicting me is that the value you are trying to put in the "echo_time" is a value of count according to the time scale; what i mean is, this value is in multiple of some clock time period i.e (if 50 Mhz oscillator input to FPGA then the "actual echo time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
