Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Again new to VHDL..
is the ii suppose to be defined somewhere above or is it an understood variable in the for loop? I know in C++ you can define variables in for loops straight away if you do not want them global, so is this the case in this loop. I ask because i am getting a II not defined...
Thanks permute, you did not have to go through the trouble of writing all that for me, i do appreciate it. I will try this out when i get off work tonight and see how it runs.
Thanks for the assistance and will probably be posting more after the next class. VHDL has really got me curious...
I agree i should break up the 8bit bus, but the instructor wanted to see if it could be done without doing that, and frankly at this point so do it. I pretty much have it broken, I am just not sure how to increment the second nibble which is where the problem lies. Thanks for the input.
Hello guys/gals first post.
In a grad class, advanced digital logic and the instructor is learning with the students so thus far its been interesting. Needless to say a lot of self teaching. Anyways we are trying to build a 8 bit counter to count up to 99 then reset to send out to the 7 seg's...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
