Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, Sam.
Our core problem is the following: It is taking too long to run layout comparisons and fix whatever we've found to have changed. Before the comparison, we must flatten the data because, as examples, (1) cell names change when library cells are used within higher-level IP blocks, (2)...
Thank you, Sam. I thought this to be the case. Just doing our homework here. Seemed odd. It is quite possible that the PCells were defined in a different order and "-automatch" was not used to resolve the name mismatches.
We are looking for something, 3rd party, for layout comparisons that is...
Dear Arun,
I found this October 2013 post today and have a question. Were you ever able to run Calibre dbdiff and the two layout files not be reported as different because non-functional data such as different access times? If so, was there a manually set -flag used to ignore the access time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
