Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by suman.chahar87

  1. S

    [Moved]: Ldmos parameters gm, ft and fmax

    How to calculate tranconductance ,frequency, cut of frequency, frequency of oscillation and gain of LDMOS in ATLAS silvaco? And whats the extract commands for above parameters
  2. S

    Breakdown voltage of si ldmos

    Can you tell me which type of result/plot between drain current and drain voltgate at gate voltage 0v, -10v and further increase in negative voltage we get in LDMOS device ? At Vgs=0V we don't get the zero current so why we could not success whats the reason for this . And in run time process...
  3. S

    Breakdown voltage of si ldmos

    I don't find out the nagative gate breakdown voltage of si LDMOS in ATLAS silvaco simulator
  4. S

    How to check LDMOS in the saturation region when design a OPA?

    hi i am working on si ldmos in ATLAS SILVACO ,it show a warning/error in running time that one contact on both side of junction . so plz tell me whats problem and how can we solve this problem

Part and Inventory Search

Back
Top