Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sumag

  1. S

    verilog code using vivado

    hello everyone.. Iam trying to implement a simple code using Arty A7 kit. In this code iam converting a train of three pulse into a single pulse. I completed with the code ,simulation,implementation ,bit streaming . Now Iam getting error in clocking process .Some of the cells are not clocked...

Part and Inventory Search

Back
Top