Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
How do we decide about the compression ratio in DFT?
some quick points which i can summarize are:-
1) number of channels available on tester
2) tester memory
3) test time ( in case of derivatives)
4) rough idea of scan cells in different ips in case of SOC
5) process technology
6)...
hello friends . i am a new member of this marvelous group. I need your help for these tools. I am working on fast locking PLL and a new learner of these tools. So if anyone of you have previous experience of these tools then help me....
bye
:D
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.