Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess its because u reserve two metal layers for top level routing. Generally macros will be designed such that it could be reused. hence top level connection will not be defined in macro level.
option a is the cause(multiple o/p change for single input change) and option b is the effect(where asynchronous circuit goes to different state than expected). option a is more appropriate.
For example, consider above image as hazardous output signal. when signal changes between 0 to 1 it...
i guess option a best explains the cause of dynamic hazard in asynchronous circuit. the result of this may lead to unexpected output state since the wrong state could be latched up before output is settled to correct final state.
What is soft check in physical verification of layout? Does this checks only substrate and power connection or something more?
Is this part of LVS check or must be a separate check?
Hi guys,
DRC are rules to ensure correctness of design for manufacturing. min width specifies minimum width which could be manufactured. if our design width is less than that, it may cause open circuit. What does maximum width signify? Y is it needed? Can anyone explain its purpose?
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
