Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All!
I finally found the problem. Me being the inexperienced designer that I was, simulated the circuit together with the CMFB circuit inside. Which meant I had resistors connecting both my outputs and then was connected to a sense amp. When I simulated separate the OTA and the CMFB, the...
Hi all, I am trying to design an OTA, and I was checking it's phase margin and open loop gain, using the attached test bench,
However, my obtained gain is negative. Around -40 dB. is my test bench wrong? How can I improve it?
Thanks.
Attached is the test bench and the resulting gain and...
Hi,
In some simulators the Operating Point of the MOS is given for time = 0, even for DC sweeps, the operating point is given for time =0.
In this particular case I am using synopsys EDA tools, and my output is already correct. However, from the dc operating point report, some of my MOSFETs...
Hi all, the problem was fixed by changing the testbench.
Basically, I had a wrong testbench as my inputs were not totally differential. I needed to have a VCVS with negative 1 gain on my negative input terminal to balance it out.
I actually tried with the both of them as the same, and the result was the same as well.
I am told that this isn't actually a problem since when designing OTAs the goal is to keep the Gm relatively constant for a range of inputs, but I would need a textbook or journal citation to back this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
