Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by STU_KNTU

  1. S

    electronic hardware persistence test reference

    I've design a simple industrial board.(gyroscope+stm32+regulator). my question is how i can found out the board will work after 3 years(for example) in harsh condition?! is there any standard for persistence test of electronic boards?
  2. S

    displaying sigals up to 100Mhz in PC

    displaying siganls up to 100Mhz in PC hi all. I'm wondering how PC based Oscilloscope can display signals up to 100 Mhz or higher While USB's band width is below 50 Mbyte. for example with 8 bit ADC and 50Mbyte USB speed we can sample in range of 0 to 50M sample per second and we can display...
  3. S

    GPIF Does not send data to peripheral

    can any body help me?!:-?
  4. S

    GPIF Does not send data to peripheral

    fpgair_2023366's picture User 2 posts hi every body. I want to send data from host to FPGA in with CY7C68013A in GPIF mode. So I've Design a simple waveform like this : https://ufile.io/87df21 and also I've written and firmware that with receiving vendor command 0xb2 goes to GPIF mode and...
  5. S

    Measuring +50v to -50v with ADC

    Hi friends...:thumbsup: I want to build a digital oscilloscope with 8 bit ADC but I've some question... 1.how can i display voltage between +-50v with adc?! after some searching I've realized that i can scale this rang to adc range with Op Amp, but i think it will decrease accuracy to 100/256 =...
  6. S

    FTDI or Cypress chips???

    you're right. certainly this is better. but still my question doesn't answered... So are you saying FTDI's Chip can support all my needs based on what i mentioned below and hi speed transfer rate too?
  7. S

    FTDI or Cypress chips???

    thanks my friend ... it's unconnected in PCB too.the pin you have seen is AGND P25! my mistake...:thumbsdown: I have derived using this cap from FTDI app note's for edge control ... based on this : So are you saying i shouldn't use this cap's? yes, but i don't think this make any...
  8. S

    FTDI or Cypress chips???

    my be i was wrong.... however this is my schematic : and my pcb layout with and without polygon it will be really helpful if you tell me what i was wrong :) what about my Priorities? for example configuring FPGA and ....
  9. S

    FTDI or Cypress chips???

    thanks for you time. in my view having enough examples and resource's,easy programming FPGA and low cost are my priorities to select the desired chip. your transmittance speed is quite well but i want to achieve almost 50Mbyte/s. I had some problems in powering up and exchanging data. For...
  10. S

    FTDI or Cypress chips???

    Hi every one. I want to transmit data with USB2.0 in some project's So i have to use a chip to handle physical layer and ... . In your experience what company chips are better? FTDI chips or Cypress Chips??? I have used FT245RL in Some project but honestly i was not satisfied from that chip...
  11. S

    DP838 PHY transceiver and crc problem!!

    hi all . I'm trying to generate crc code from sting of data. for that reason i generated this hard ware based xilinx app note and this site : **broken link removed** but when i test this HDL design with this ethernet frame i get different result :bang: this is ethernet frame from fpga4fun ...
  12. S

    DP838 PHY transceiver and crc problem!!

    yes i know. my question is what is the best way for implementing FCS/CRC in vhdl ?
  13. S

    DP838 PHY transceiver and crc problem!!

    Hi every one. I'm supposed to transmit data with spartan 6 via Ethernet 100M. for this reason i am using dp838 PHY . FPGA is playing mac layer and phy will handled physical layer. would you tell me how i can provide an optimum CRC for my data packet? best regards
  14. S

    Ethernet100M via Fpga

    how can I be sure if ISE 14.7 exist in "xps_ethernetlite" ? is existence of "xps_ethernetlite" in IP core generator in ISE sufficient?!(i didn't find that in IP CORE generator (ISE 14.7)) or i have to search in xps?(I did not work with xps up to now and i dont know if we can use cores there or...
  15. S

    Ethernet100M via Fpga

    Fortunately I have license for system edition and embedded editon 14.7 but I've installed system edition . So should I delete system edition and install the embedded one?? Do you mean that doesn't work in 14.7?! thanks for your response but I prefer using cores of xilinx because I think there...
See more

Part and Inventory Search

Back
Top