Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The mismatch is 40mm between all traces of the databus / adressbus and NRD NWE, CS signals. But I`m not sure if this is too much mismatch or not...
Is there a common way to calculate the maximum mismatch between all datalines, adresslines...? On what terms is it ok to have a mismatch between...
Hi,
When is it necessary to use serpentine routing to match the length between different traces (e.g. databus and addressbus)?
Is there a common formula to calculate the length missmatch between (e.g. D0 and D7) using serpentine routing?
In my case, the processor is running at 100MHz /...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
