Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
I am trying to figure out what is the best software tools for HDL simulation within the following list : Active HDL, ModelSIM, Riviera pro ISE simulator...
My problem is that actually I am trying to run a post place and route simulation with the Lite version of ISE simulator...
Hello
Is there anybody that can explain to me what exactly mean "memory inference". I didn't find any definition of what Ram inferring can be. Everybody seems to be concern about latch being infer and it really dangerous to have this kind of warning in your code. So I would like to know why I...
When I am synthesizing my code with Xilinx ISE 9.2 I am getting the following warning about 2000 time.
Xst:2677 - Node <my_signal> of sequential type is unconnected in block <block>.
I am a little worried since I really don't know what exactly what could be the source of the problem. So if...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
