Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by starmx

  1. S

    how to balance the skew of FFs that used to divide clock?

    Hi chyau thank you for your help I've tried the "ataDefineSyncPin" command,"ataDefineSyncPin (geGetEditCell) "u_digital1_top/u_clock/dutcks/ck_reg_0" '(("CPN" "nonInvertFall" (3.3 3.3) (3.3 3.3) (3.3 3.3))) but the astro also give the error message "syntax ataDefineSyncPin CellID InstName...
  2. S

    how to balance the skew of FFs that used to divide clock?

    i tried the dbdefinesyncpin command: "dbDefineSyncPin (geGetEditCell) "u_digital1_top/u_clock/dutcks/ck_reg_0" '(("CPN" "nonInvertFall" (3.3 3.3))) " but report "syntax dbDefineSyncPin CellID InstName Items" is this a error imformation? how to use the dbDefineSyncPin command? somebody help me
  3. S

    how to balance the skew of FFs that used to divide clock?

    some FFs are used as a counter to divide the master clock,for example,reg clock[N:0],clock[0] is the divided_by_2 clock... but the CP pin of clock[N:0] are not balanced by Astro by default. the document said:"By default, CTS will not balance the skew of FFs that cross clock domains." so here's...
  4. S

    sdf generated by Astro and PT,any difference?

    post-sim needs a sdf file,it can be generated by Astro, or spef-> Primetime->sdf so here's the problem,what's the difference between them? 3X
  5. S

    What is Clock Reconvergence?

    explain overlapping clock domains 3x for the document
See more

Part and Inventory Search

Back
Top