Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello everyone,
i'm a new in vhdl , i want if someone can tell what is a "j-bit clock-deviding counter" (i think that it can be j-frequency devider f/j ??? ), and if someone can give me a code in vhdl?
thank you in advance
regards,
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
