Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

stanford's latest activity

  • S
    stanford replied to the thread min skew check.
    Why do you want delay_clk > delay_data in Source-Synchronous path? Wouldn't this make the hold violation worse?

Part and Inventory Search