Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I'm trying to make an effort to clean up my companies footprint libraries to get something that looks like IPC compliant footprints using JEDEC package drawings. The JEDEC drawings use a lot of symbols I'm not familiar with and I must admit have probably encountered before but ignored...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.