Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Just FYI.
For your PLL development and evaluation.
"Boosting PLL Design Efficiency From free-running VCO characterizations to closed-loop PLL evaluations"
**broken link removed**
Here's the product web-site that introduced on above application note.
**broken link removed**
Can you adjust the loop bandwidth of PLL?
Just FYI.
For your PLL development and evaluation.
"Boosting PLL Design Efficiency From free-running VCO characterizations to closed-loop PLL evaluations"
**broken link removed**
Here's the product web-site that introduced on above application note...
There is a case that the residual noise from amplifier (any active device) limits the phase noise floor at high offset frequency.
Though I'm not sure your end application, I think it will be OK when the integrated phase noise up to your target offset frequency is lower than the design goal...
FYI-1.
Now one-box solution is available for impedance analysis and network analysis
Agilent | E5061B ENA Series Network Analzyer
Key features
Fully supports traditional ZA functions
- Plots impedance parameters (Cs, Cp, Ls, Lp, |Z|, … etc)
- Cal/compensation capabilities for test fixtures...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
