Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by srirao

  1. S

    [DFT-ATPG ] JTAG RST pin setup - issue with chains being only observable

    Hello Experts , I've design with 9 Scan chains - including TDI-TDO being one of them. When I set jtag_RST pin as -TI in the pin assign as test_function, everything works fine while generating the patterns. But for the design, at top level during Si checkout, the pin jtag_RST = 1 . So the...
  2. S

    How to write patterns to multiple files - Cadence ATPG

    I am trying to split my huge pattern file to multiple files - say 100 patterns per file but not able to do so in Modus. Do we have any option other than testrange(which takes odometer range) for write_vectors to write these 1000 patterns into different files with eachcontaining, say 100...

Part and Inventory Search

Back
Top