Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need to drive the nmos differential pair of an op amp. Method i know is to give input common mode voltage. is there any way without that because, previous module in our project is charge scaling capacitive DAC. where only step changes occur like 0.45v, .9v, 1.35v. inputs to differential pair...
presently ADC which I have realized is sampling at rate of 50Msps how can i increase the sampling rate.
I using a normal pass gate and a capacitor to sample and hold the signal and the capacitance value of 176fF( tracking the input very well).
I want to increase my sampling rate to...
project idea site:edaboard.com
Hi, I have to start my b.tech project in coming couple of months. I am fascinated to do Vlsi chip design.... preferably backend (testing) or mixed signal design. Our college has cadence tools. suggest any project idea so that i will start working it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
