Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
According to JEDEC standard, in source synchronous systems like ddr2 there is no limit on filght time between two ICs and no limit on Clock skew. How is it possible in ddr2 and not possible in ddr
Why does ODT only applies to data bus. Why don't we have on die termination for address command control signals in ddr2?
Why do we use parallel termination(to Vtt) only for address command control signals in ddr. What are the disadvantages in using series termination.
Why do we terminate...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
