Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Low power op amp in subthreshold region
Thanks for the reply.I am planning to design one with power consumption less than 6nW.But in the pdf you shared the design logic of the W/L of each mos is not given.How to arrive at the aspect ratio of each transistor is what I am looking for.Also...
Low power op amp in subthreshold region
I have to design a low power opamp working in subthreshold region.Can anyone suggest the step by step procedure with the formulas for the design.or please share the books or videos that will help.I am planning for a two stage low power op amp.
Thanks...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
