Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello to all,
how to keep under control the WPE in a DGO 90nm process having the following four different pockets :
NW1V=NW not OD2
NW2V=NW and OD2
PW1V=PW not OD2
PW2V=PW and OD2
In order to be sure that my 4 guys are matched or not I'm wondering which is the process step that is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
