Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All
Am working on a design synthesised in DC topographical mode. The netlist obtained is loaded in ICC and i see different (aditional) timing violations which DC did not report. Colud anybody can tell me what might the reason for this behavior???
Thank U
Hi lohi21
Could you please explain me how does ground bounce effect decrease if we increase the number of ground pads??? Also what do u mean by better sinking advantage????
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
